AMENDMENT TO CLAIMS

In the Claims

Please AMEND claims 1, 9 and 16 as follows; and

Please ADD new claims 24-25.

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently Amended) A method for manufacturing an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor and a p-type transistor on a semiconductor wafer, the method comprising:

covering the p-type transistor with a mask; and

oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor; and

removing, after the oxidizing step, oxide above the gate polysilicon of the n-type transistor,

wherein the oxidizing step results in formation of a bird's beak in an edge of the gate polysilicon.

2. (Original) The method of claim 1, wherein the step of covering comprises covering the p-type transistor with a mask made of nitride.

- 3. (Original) The method of claim 1, wherein the step of oxidation is performed using low temperature oxidation.
- 4. (Original) The method of claim 1, wherein the step of oxidation is performed using at least one of high pressure oxidation or atomic oxidation or plasma oxidation.
- 5. (Original) The method of claim 1, wherein the step of oxidation is performed between a temperature of about 25°C to about 600°C.
- 6. (Original) The method of claim 1, further comprising forming a planarized oxide layer on the semiconductor wafer.
- 7. (Original) The method of claim 6, further comprising removing silicide material from above the gate polysilicon of the n-type field effect transistor.
- 8. (Original) The method of claim 7, wherein the step of removing silicide material from above the gate polysilicon of the n-type field effect transistor comprises etching the silicide material from above the gate polysilicon of the n-type field effect transistor.
- 9. (Currently Amended) The method of claim 1, further comprising wherein the removing step comprises removing a deposited oxide from above the gate polysilicon of

the n-type field effect transistor by etching the deposited oxide from above the gate polysilicon of the n-type field effect transistor.

- 10. (Original) The method of claim 9, further comprising depositing silicide material on at least the portion of the gate polysilicon of the n-type field effect transistor.
- 11. (Previously presented) The method of claim 10, wherein the step of depositing silicide forming material on at least the portion of the gate polysilicon of the n-type field effect transistor comprises depositing at least one of Co, Hf, Mo, Ni, Pd₂, Pt, Ta, Ti, W, and Zr.
- 12. (Original) The method of claim 10, further comprising removing the mask used to cover the p-type field effect transistor.
- 13. (Original) The method of claim 1, further comprising depositing at least one of a silicide material or a nitride cap on at least the gate polysilicon of the n-type field effect transistor and removing silicide material or the nitride cap from above the gate polysilicon of the n-type field effect transistor prior to performing the step of oxidizing.
- 14. (Original) The method of claim 1, wherein the step of oxidizing comprises oxidizing the gate polysilicon of the n-type field effect transistor to create a stress of about 700MPa in a channel of the n-type field effect transistor.

Application Serial No.: 10/667,601

P27162.A02

- 15. (Original) The method of claim 1, wherein the step of oxidizing comprises oxidizing the gate polysilicon of the n-type field effect transistor to create tensile mechanical stresses are about 500Pa to about 1000Pa.
- 16. (Currently Amended) A method for manufacturing an integrated circuit comprising a plurality of semiconductor devices including an n-type field effect transistor and a p-type field effect transistor on a semiconductor wafer, the method comprising oxidizing a portion of a gate polysilicon of the n-type field effect transistor, such that tensile mechanical stresses are formed within a channel of the n-type field effect transistor, without creating additional tensile stresses in a channel of the p-type field effect transistor and removing oxide above the gate polysilicon of the n-type field effect transistor, wherein the oxidizing step results in formation of a bird's beak within the channel of the n-type field effect transistor in an edge of the gate polysilicon.

Claims 17-20 (Cancelled).

- 21. (Previously Presented). The method of claim 1, wherein the step of oxidizing a portion of a gate polysilicon of the n-type transistor is performed after silicidation of the gate polysilicon.
- 22. (Previously Presented) The method of claim 1, wherein the tensile stresses are formed along a longitudinal direction of the channel of the n-type transistor.

5

Claim 23(Canceled).

24. (New) A method for manufacturing an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor and a p-type transistor on a semiconductor wafer, the method comprising:

masking the p-type transistor;

depositing oxide on the gate polysilicon of the n-type transistor;

oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor; and

removing the oxide above the gate polysilicon of the n-type transistor,

wherein the oxidizing step results in formation of a bird's beak in the channel of the gate polysilicon.

25. (New) The method of claim 24, wherein the removing step preserves the bird's beak.

6